

NeuroStack Hardware Manual



Version 1.9.2
Revised 08/24/2018



NeuroStack is a product of General Vision, Inc. (GV)

This manual is copyrighted and published by GV. All rights reserved. No parts of this work may be reproduced in any form or by any means - graphic, electronic, or mechanical, including photocopying, recording, taping, or information storage and retrieval systems - without the written permission of GV.

For information about ownership, copyrights, warranties and liabilities, refer to the document [Standard Terms And Conditions Of Sale](#) or contact us at www.general-vision.com.

Contents

1	GETTING STARTED	4
1.1	WINDOWS	4
1.2	LINUX	4
1.3	TEST WITH THE NEUROSTACK CONSOLE (WINDOWS ONLY)	5
2	HARDWARE CONFIGURATION	6
2.1	POWER SUPPLY	6
	<i>Source Select (J13)</i>	6
	<i>24V Connector (J10)</i>	6
2.2	MASTER OR SLAVE CONFIGURATION	6
	<i>Single board (default)</i>	6
	<i>Master board, or the base board of a stack of boards</i>	6
	<i>Slave board, or any stacked board which is not a master</i>	6
2.3	USB VERSION	7
3	HARDWARE DESCRIPTION	8
3.1	COMPONENT OVERVIEW	8
4	CONNECTIVITY AND I/OS	9
4.1	CONFIGURATION SWITCH (SW1)	9
4.2	SPIRE CONNECTORS	9
	<i>Spire connector North Top (J5) and North Bottom (J7)</i>	9
	<i>Spire connector South Top (J6) and South Bottom (J8)</i>	9
4.3	CARDINAL CONNECTORS AND SWITCHES	10
	<i>Cardinal Connector</i>	10
	<i>Cardinal Switch</i>	10
4.4	JTAG (J9)	11
4.5	LEDs	11
5	PROGRAMMING THE FPGA	12
5.1	JTAG CONNECTION	12
5.2	PROGRAMMING WITH THE DIAMOND PROGRAMMER TOOL	12
5.3	PROGRAMMING WITH ISPVM SYSTEM SOFTWARE	14
6	RE-PROGRAMMING THE FTDI USB CHIP	16
6.1	SWITCH CONFIGURATION	16
6.2	PROGRAM THE FTDI USB CHIP	16
7	MECHANICAL AND ELECTRICAL SPECIFICATIONS	18
8	STACK ASSEMBLY	19
8.1	JUMPER CONFIGURATIONS	19
8.2	INSTRUCTIONS	19
8.3	TROUBLESHOOTING	19

1 Getting Started

The NeuroStack interfaces to USB ports through a USB2 chip from FTDI. At factory default, the board is ready to use as a single board, powered through its USB port. If this is not your ordered configuration, verify the hardware settings described in paragraph 2.3 to 2.5. For details on the firmware configuration and the functions programmed in the FPGA, refer to the [NeuroStack Firmware Manual](#).

1.1 Windows

- Connect the NeuroStack to the USB connector of your PC.
- Go to Settings/Device Manager
- If the NeuroStack is properly recognized, it will appear as a USB device named "USB Serial Converter" with "FTDI" as the manufacturer.
- Otherwise it will appear as Other devices/USB<->Serial Converter.
 - o Right click and select Properties, then select the Driver tab and click the Install Driver button.
 - o If not found automatically, go visit <http://www.ftdichip.com/Drivers/D2XX.htm> to download the driver compatible with your hardware.
- Test the proper connection to the board and access the NeuroMem CM1K chip with the NeuroStack Console application described below

Troubleshooting:

- The NeuroStack uses an FTDI USB chip commonly used in many USB devices. In case of trouble detecting the board, try unplugging the other USB devices to detect conflicts.
- Verify the jumper and dip switch settings described below

1.2 Linux

Connect the board and visit <http://www.ftdichip.com/Drivers/D2XX.htm> to download the driver XYZ compatible with your hardware.

```
>> tar xfvz libftd2xx-XYZ.tgz
>> cd build
>> sudo -s
>> cp libftd2xx.* /usr/local/lib
>> chmod 0755 /usr/local/lib/libftd2xx.so.XYZ
```

Creates a symbolic link to the ABC version of the shared object

```
>> ln -sf /usr/local/lib/libftd2xx.so.A.B.C /usr/local/lib/libftd2xx.so
```

Verify that the USB connection to the board is established. The vendor and product ID should be 0403:6014.

```
>> lsusb
```

To properly interface to the NeuroStack board

Start an interactive shell

```
>> sudo -s
>> export LD_LIBRARY_PATH=/usr/local/lib
```

To prevent another driver for the FTDI USB device from loading, you may have to unload "ftdi_sio" and its helper module "usbserial" if they are installed

```
>> sudo rmmod ftdi_sio
>> sudo rmmod usbserial
```

Verify that the USB connection to the board is established

```
>> lsusb
```

The NeuroStack should be identified as Bus 00x Device 0yz: ID 0403:6014 Future Technology Devices International, Ltd FT232H Single HS USB-UART/FIFO IC

Execute the simple script supplied with the board

```
>> cd neurostack/examples_c/app
```

```
>> make
```

```
>> ./simplescript
```

Troubleshooting:

- The NeuroStack uses an FTDI USB chip commonly used in many USB devices. In case of trouble detecting the board, try unplugging the other USB devices to detect conflicts.
- Verify the jumper and dip switch settings described below

1.3 Test with the NeuroStack Console (Windows only)

The NeuroStack Console software is compatible with a single board or a stack of boards and allows you to verify the proper connection to the board and access the NeuroMem CM1K chip and modules programmed in the FPGA through a simple Register Transfer Level protocol. These modules and registers are described later in this manual. For detailed information about the NeuroStack Console interface, refer to the [NeuroStack Console User's Manual](#).

If you are using a stack of NeuroStack, the application will automatically size the neural network and let you verify that all boards are accounted for (4096 neurons per board). Note that this operation which runs at the launch of the program may takes a few seconds.

The modules and their registers are described in the [NeuroStack Firmware Manual](#). For example, reading the register 6 (MINIF) of module 1 (CM1K) must return the value 2 at factory settings.

- Install the NeuroStack Console software
- Start the program from the Start menu/General Vision/NeuroStack Diagnostics
- The launch of the application triggers the sizing of the stack and may take up to 4 seconds per board
- Verify that the correct number of neurons is reported in the results box, or 4096 times the number of boards.
- Refer to the [NeuroStack Console](#) manual for further details or go directly to installation and use of a compatible Software Development Kit.

2 Hardware configuration

2.1 Power supply

A single board can be powered through USB power supply (default) or an external 24V external power supply. A stack of two or more boards must be powered by an external 24V external power supply.

Source Select (J13)

This jumper requires a jumper connector to be present for power to be delivered to the board. A Jumper across 1-2 sources power to the card from the USB connector (single board configuration only). A jumper across 2-3 sources power from the on board 24V to 5V Regulator.

Pin #	Pin Name
1	VBUS
2	5V
3	VOUT



24V Connector (J10)

This header is a poke-home connector for connecting the board to an external 24v power supply. Insert strip wires into the bottom portion of the connector as described in the table below. To release a wire, push a pin in the upper hole while pulling the wire.

Pin #	Pin Name
1 (+)	24V
2 (-)	Ground



2.2 Master or Slave configuration

Single board (default)

- Receives the external power supply, handles USB communication with the host and executes the functions programmed in the FPGA and interfacing to the 4 CM1K chips of the board, seen as a single chain of neurons or multiple chains of neurons.

Master board, or the base board of a stack of boards



- Receives the external power supply and propagates to the other boards, handles USB communication with the host and executes the functions programmed in the FPGA and interfacing to the CM1K chips of all the stacked boards, seen as a single chain of neurons or multiple chains of neurons. Propagation of the power lines and instructions for the stached CM1K chips is made through the spine connectors.

Slave board, or any stacked board which is not a master

- Receives its power supply and instructions for its 4 CM1K chips through the spine connectors.

For ease of use and flexibility, the default FPGA configuration file has been programmed to be the same for the three categories of boards. It relies on the settings of the dip switch SW1 to enable/disable the appropriate IP cores. For details on the default configuration and the functions programmed in the FPGA, refer to the [NeuroStack Firmware Manual](#).

Single board (default)	Master board	Slave board
J13 1-2 or 2-3	J13 2-3	J13 2-3
SW1 pin7 low SW1 pin8 high	SW1 pin7 high SW1 pin8 low	SW1 pin7 high SW1 pin8 high
SW2, pin 8 high	SW2, pin 8 low	SW2, pin 8 high



2.3 USB version

If you have an 1st generation of board with a dual-block power supply, the wiring of the USB port in the configuration file is slightly different. It can be selected through the pin 6 of the Configuration Switch SW1.

Current version has a single block power supply.
Pin6 on SW1 is up.




Earlier versions have dual block power supply.
Pin6 on SW1 must be down.



3 Hardware Description

3.1 Component Overview



- Bank of four CM1K chips
 - o At factory default, the configuration file connects the four CM1K chips in a daisy-chain of 4096 neurons extending to another chain of 4096 if another board is stacked.
 - o By reconfiguring the FPGA, the four CM1K chips can work independently from one another.
- Field Programmable Gate Array
 - o Lattice XP2 FPGA with 40,000 logic elements (Model LFXP2-40E, BGA 484 balls)
 - o Programmable through a JTAG connector, USB connector or 2 SPI lines.
- FTDI USB chip
 - o Single channel USB 2.0 Hi-Speed (480Mb/s) to UART/FIFO IC. It has the capability of being configured in a variety of industry standard serial or parallel interfaces.
- Bank of MRAMs
 - o Two 2 Mbytes (2M x16bits) MRAM, 35 ns access time

4 Connectivity and I/Os

4.1 Configuration switch (SW1)

The switch SW1 allows defining the configuration and operation of the board through external switch positions. The following table describes the use of these switches in the default configuration file.

Pin #	Pin Name	Pin Number	Pin Name
1	Unused	2	Unused
3	Unused	4	Unused
5	Unused	6	USB HW wiring version
7	Down, Single board Up, Stackable board	8	Down, Master board Up, Slave board
9	Unused	10	Unused
11	Unused	12	Unused
13	Unused	14	Unused
15	Unused	16	Unused

4.2 Spine connectors

The spinal connectors enable the vertical stack ability of the NeuroStack modules and the expansion of the neural network by connecting the CM1K chips from multiple boards on a same parallel bus. The top side connectors are 2 “spinal” spring-loaded 18-pin connectors. The bottom side connectors are simple pads mirroring the top connectors, except for the daisy-chain in (DCI) signal of J8 which becomes the daisy-chain out (DCO) signal on J6.

Warning: If you probe the signals of the spinal connectors J6 and J8, DO NOT short pins 1 and 2 which are the 24v VCC lines.

Spine connector North Top (J5) and North Bottom (J7)

Pin #	Pin Name	Pin Name	Pin Number
1	CMB_D00	CMB_D08	2
3	CMB_D01	CMB_D09	4
5	CMB_D02	CMB_D10	6
7	CMB_D03	CMB_D11	8
9	CMB_D04	CMB_D12	10
11	CMB_D05	CMB_D13	12
13	CMB_D06	CMB_D14	14
15	CMB_D07	CMB_D15	16
17	Ground	Ground	18

Spine connector South Top (J6) and South Bottom (J8)

Pin #	Pin Name	Pin Name	Pin Number
1	24V	24V	2
3	CMB_SP0	CMB_RDY	4
5	CMB_CS _n	CMB_CLK	6
7	CMB_BSY	CMB_ID _n	8
9	CMB_R0	CMB_UNC _n	10
11	CMB_R1	CMB_DS	12
13	CMB_R2	CMB_RW _n	14
15	CMB_R3	CMB_DCO for South Top (J6) CMB_DCI for South Bottom (J8)	16
17	CMB_R4	CMB_RST _n	18

4.3 Cardinal connectors and switches


Four configurable “cardinal” connectors allow interfacing the board to sensors and other I/O devices through LVDS, I2C, SPI or other communication bus.

Each board has four 8-pins push-in connector and four associated dip switches to define if the lines are single-ended or differential pairs. A single connector can accept 3 differential pairs plus 2 single-ended wires, or eight single-ended wires. The lines of multiple connectors can be combined to define a bus of up to 32 single-ended lines.

	Connector	Configuration Switch
North	J1	SW2
East	J4	SW5
South	J2	SW3
West	J3	SW4

The differential pairs can be LVDS. They require that the switch between their lines is closed.

The single-ended wires can be used to connect I2C, SPI or other signals.



Cardinal Connector

All four cardinal connectors have the following pin assignment:

Pin #	Pin Name
1	User defined, 3.3V
2	User defined, 3.3V
3	User defined, 2.5V
4	User defined, 2.5V
5	User defined, 2.5V
6	User defined, 2.5V
7	User defined, 2.5V
8	User defined, 2.5V

Cardinal Switch

The pin assignment of the four cardinal switches may defer slightly as described in the table below:

Pin #	Pin Name	Pin Name	Pin #
1	3.3V	I2C_SDA	2
3	3.3V	I2C_SCL	4
5	S0	S0 ⁽²⁾	6
7	S1 (2)	S1 ⁽¹⁾	8
9	S2	S2	10

11	No Connect	No Connect	12
13	No Connect	No Connect	14
15	No Connect	No Connect	16

⁽¹⁾ On the North switch (SW2) pin#8 is reserved to define if the pull-up resistors shall be enabled or not. Pin#8 must be down for the bottom and top boards of a stack.

⁽¹⁾ On the West switch (SW4) pin#8 is reserved to define the boot configuration of the FPGA

⁽²⁾ On the North switch (SW2) pin#6-7 are reserved to enable the future programming of the FPGA via a USB connection without the need for a Lattice programming cable.

4.4 JTAG (J9)

- JTAG to program and debug the FPGA

Pin #	Pin Name	Pin Name	Pin #
1	JTAG_TDI	VCC (3.3V)	2
3	JTAG_TDO	No Connect	4
5	JTAG_TCK	No Connect	6
7	JTAG_TMS	No Connect	8
9	JTAG_TRST	Ground	10

4.5 LEDs


Four sets of three LEDs are placed along the four edges of the board. Their functionality of defined by the configuration file programmed on the board.

5 Programming the FPGA

The FPGA of the NeuroStack can be programmed using Lattice's Diamond software which is available from the Lattice website and a Lattice USB JTAG programmer.

5.1 JTAG connection

- Connect NeuroStack to its power supply, whether through a USB port or an external supply.
- Connect the output leads of your programming cable to the corresponding pins of the JTAG connector (J9).





Pin #	Pin Name	Pin Name	Pin #
1	JTAG_TDI	VCC (3.3V)	2
3	JTAG_TDO	No Connect	4
5	JTAG_TCK	No Connect	6
7	JTAG_TMS	No Connect	8
9	JTAG_TRST	Ground	10


5.2 Programming with the Diamond Programmer Tool

The files necessary to program a new configuration include a *.jed file and a *.xcf file. They are supplied in the folder FPGA_Firmware\CBX_Default.


Open the Diamond application and select the project saved in this folder and labeled CBX_Default.ldf.




- Click at the Program icon () and wait until the operation is reported as successful.
- If the project does not load properly, the following definition steps might be necessary through a series of pop-up menus:
 - o The model of FPGA on the NeuroStack board is an XP2 packaged in a BGA 484 balls.
 - o The synthesis tool is SynplifyPro
- Click the Programmer icon in the toolbar or select it through the Tools menu:




Fill the next panel by clicking the “Detect Cable” button and selecting the file CBX_vX.xcf in the folder CBX_ConfigFiles.



The last step is the selection of the associated jed file which is also stored in the CBX_ConfigFiles folder.




Finally click at the Program icon () and wait until the operation is reported as successful.

5.3 Programming with ispVM System Software

The files necessary to program a new configuration include a *.jed file and a *.xcf file.

Install the Lattice ispVM software located on the CD in the folder BringUp_firmware/Ispvm_v18. For latest versions and more information you can refer to

<http://www.latticesemi.com/products/designsoftware/ispvmsystem/index.cfm>




Remark: In the list above, you can exclude the installation of the components listed after the Lattice FPGA Devices such as CPLD, ORCA, ispPAC, Digital Interconnect and SPLD devices.


During the installation, you will be prompted to choose the driver to install. Choose depending on the model of your programming cable (USC PC if you are using the Lattice programming cable model HW-USBN-2A). For more information you can refer to

<http://www.latticesemi.com/products/developmenthardware/programmingcables.cfm?source=topnav>


Launch the program ispVM System application. Under Options, select the Cable and I/O Port setup menu and click auto-detect. Click OK when the USB is found.




Under ispTools, select Scan chain. The Device List should report one LFXP2-40E device which is the model of FPGA on the NeuroStack board



Double click on the line LFXP2-40E to display the Device Information.
Edit a Part Description.
Under the Data File button, select Browse and find the location of the file CBX_default.jed



Click OK and wait until the panel closes.
Click the Go icon to program the FPGA and wait until the process passes. This command can also be found under the Project menu. This takes approximately 30 seconds and the Status should report Pass.



6 Re-Programming the FTDI USB chip


The FTDI chip of the NeuroStack is programmed at the factory, so it should appear under the Control Panel/Device Manager as a USB serial converter and you should not need to ever proceed with the instructions given in this chapter.


The latter are supplied for reference anyhow.

6.1 Switch configuration


- Select USB as the power supply
 - o Place a jumper across pins 1-2 on J13
- Set the board in a single board configuration
 - o SW1 pin8 down (The board is a master board. It receives the communication from the host and propagates the instructions to the other boards through the spine connectors)


6.2 Program the FTDI USB chip


- Connect NeuroStack to the PC via its USB cable
- Install the FTDI console (located on the CD in AdvancedTools/NS4K FTDI firmware/FT_Prog_v24)
- Launch the program
- Click at the Scan icon in the main toolbar ()
- Go down the chain Device/FT EEPROM/Hardware Specific/Port A/Hardware and select 245 FIFO



- Go down the chain Device/FT EEPROM/Hardware Specific/Port A/Driver and select DX2XX



- Click at the Program icon in the main toolbar ()



- Unplug, replug and verify that the device appears under the Control Panel/Device Manager as a USB Serial Converter.

Power supply: 24v
Power consumption: 50 mA per board



8 Stack assembly

8.1 Jumper configurations

Single board (default)	Master board	Slave board
J13 1-2 or 2-3	J13 2-3	J13 2-3
SW1 pin7 low SW1 pin8 high	SW1 pin7 high SW1 pin8 low	SW1 pin7 high SW1 pin8 high
SW2, pin 8 high	SW2, pin 8 low	SW2, pin 8 high

8.2 Instructions

1. Prepare the boards to be powered by an external 24v power supply
 - a. J13 set jumper between 2-3 pins
2. Prepare the master board
 - a. SW1, pin 8 low
 - b. SW2, pin 8 low
 - c. If old version of the board, SW1, pin 6 low (refer to chapter 2.3)
3. Prepare the slave board(s)
 - a. SW1, all pins high
 - b. SW2, all pins high
4. Using 8 male-female standoffs with a length of 10mm and a thread of 3 mm diameter, stack the slave board on top of the master board and tighten with 4 female-female standoffs or M3 Phillips screws.
5. Connect the master board to the external 24v power supply and its USB connector to your PC
6. Launch the NeuroMem console on your PC and select the NeuroStack hardware platform
7. Wait approximately 4 seconds per board while the Console is sizing the NeuroMem network
8. Verify that the number of reported neurons is equal to $4096 * N$ neurons with N the number of boards in your stack.
9. Select the “Inter Chip” box and click the Run button. When the routine is finished, verify that all tests report a PASS
10. If applicable, disconnect the stack, add the next slave board and loop to 5



8.3 Troubleshooting

Make sure that all boards work correctly using the external power supply but configured a Single board:

1. Configure the board for Single mode
 - a. J13 set jumper between 2-3 pins
 - b. SW1, pin 7 low
 - c. SW1, pin 8 high
 - d. SW2, pin 8 high
 - e. If old version of the board, SW1, pin 6 low (refer to chapter 2.3)
2. Connect the board to the external 24v power supply and its USB connector to your PC
3. Launch the NeuroMem console on your PC and select the NeuroStack hardware platform
4. Verify that the number of reported neurons is equal to 4096 neurons
5. Select the “Inter Chip” box and click the Run button. When the routine is finished, verify that all tests report a PASS