A NeuroMem chip is a bank of identical neuromorphic memory cells (neurons) which react to digital stimuli and can learn and recognize in real-time. They are addressed in parallel and have their own “genetic” material to learn and recall patterns without running a single line of code and without reporting to any supervising unit. This is made possible through a patented parallel bus which allows the neurons to fully collaborate with each other and is the key to accuracy, trainability, and speed performance.

A neuron integrates information from the other neurons into its own learning and recognition logic. This interconnectivity allows three mechanisms essential for Artificial Intelligence:
(1) Always retrieving the response of the most confident neurons first,
(2) Learning immediately upon request and without duplication,
(3) Reporting novelty as well as potential uncertainty or conflict.

Other resulting achievements of the parallel architecture of a NeuroMem network are:
(4) its low-power requirement (in Mhz),
(5) its deterministic latency to learn and recognize regardless of the number of connected neurons,
(6) its expendability by cascading chips.

The NeuroMem neurons can learn and recognize digital signatures extracted from any data types such as text, measurements, time series, bio-signals, audio files, images, and videos, etc. NeuroMem can benefit a wealth of AI applications requiring high speed and low-power classification along with lifelong learning capabilities.
NEUROMEM KEY FEATURES

PARALLEL BROADCAST MODE
- As a new input pattern is broadcasted to the NeuroMem network, all the neurons update their distance simultaneously. They are ready to respond to a query as soon as the last component is received.

CHOICE OF CLASSIFIER: KNN OR RCE
- A Restricted Coulomb Energy (RCE) classifier uses Radial Basis Function as activation function. It is capable of complex nonlinear mappings and widely used for function approximation, time series prediction, and image recognition.
- A K-Nearest Neighbor algorithm (KNN) is a method for classifying objects based on closest models. The parallel architecture of the NeuroMem chip makes it the fastest candidate to retrieve the K closest neighbors of a vector among ANY number.

REACTIVE RECOGNITION WITH WINNER-TAKES-ALL
- The neurons reacting to an input pattern autonomously order themselves per decreasing confidence. This unique feature pertains to the parallel architecture of a NeuroMem network which allows a winner-takes-all among the reacting neurons.
- Neurons can report conflicting responses or cases of uncertainty.
- The absence of reacting neurons allows to detect anomaly or novelty which are essential for many applications in predictive maintenance, quality control and security.

FIXED LATENCY
- The time necessary to read the response of the network to a new input pattern is independent of the number of committed neurons.
- At each query, only the neuron with the highest confidence responds and outputs its distance after 19 clock cycles, or its category in 37 clock cycles.
- If an application requires an RBF classification reading the response of the N closest neurons if applicable with N=3, the categories of the 3 closest neurons are read in 3 * 37 clock cycles.
- If an application requires the use of KNN with K equal to 50, the distance values of the 50th closest neurons are read in 50 * 19 clock cycles.

AUTONOMOUS MODEL GENERATOR
- The model generator built-in the NeuroMem chip makes it possible to learn examples in real-time when they drift from the knowledge residing in the committed neurons.
- Deduplication is intrinsic, since neurons only learn novelties
- The knowledge built by the neurons is cloneable since their content can be saved and restored.

MULTIPLE CONTEXTS OR NETWORK DYNAMIC SEGMENTATION
- The ability to assign the neurons to different contexts or sub-network allows building hierarchical or parallel decision trees between sub-networks. This leads to advanced machine learning with uncertainty management and hypothesis generation.

For a better understanding of the functionality and interactions of these modules, you can refer to the NeuroMem Technology Reference Guide.
NEUROMEM ICs

TECHNICAL COMPARISON CHART

<table>
<thead>
<tr>
<th>ANN Attributes</th>
<th>CM1K</th>
<th>QuarkSE/Curie</th>
<th>NM500</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Manufacturer</strong></td>
<td>General Vision</td>
<td>Intel</td>
<td>General Vision/nepes</td>
</tr>
<tr>
<td><strong>Neuron capacity</strong></td>
<td>1,024</td>
<td>128</td>
<td>576</td>
</tr>
<tr>
<td><strong>Memory capacity per</strong></td>
<td>256 bytes</td>
<td>128 bytes</td>
<td>256 bytes</td>
</tr>
<tr>
<td>neuron**</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Categories</strong></td>
<td>15 bits</td>
<td>15 bits</td>
<td>15 bits</td>
</tr>
<tr>
<td><strong>Distances</strong></td>
<td>16 bits</td>
<td>16 bits</td>
<td>16 bits</td>
</tr>
<tr>
<td><strong>Contexts</strong></td>
<td>7 bits</td>
<td>7 bits</td>
<td>7 bits</td>
</tr>
<tr>
<td><strong>Radial Basis Function</strong> (RBF)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td><strong>K-Nearest Neighbor (KNN)</strong></td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td><strong>Distance Norm L1</strong> (Manhattan)</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td><strong>Distance Norm LSUP</strong></td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td><strong>Daisy chaining</strong></td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td><strong>Other specifications</strong></td>
<td><strong>CM1K</strong></td>
<td><strong>QuarkSE/Curie</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Clock</strong></td>
<td>27 Mhz (16 Mhz for chain of chips)</td>
<td>32 Mhz</td>
<td>37 Mhz (20 Mhz for chain of chips)</td>
</tr>
<tr>
<td><strong>Package size</strong></td>
<td>TQFP 16x16 mm</td>
<td>BGA 10x10 mm</td>
<td>WCSP64 4x4mm</td>
</tr>
<tr>
<td><strong>Geometry</strong></td>
<td>130 nm</td>
<td>22 nm</td>
<td>110 nm</td>
</tr>
<tr>
<td><strong>Cost</strong></td>
<td>$$</td>
<td>$</td>
<td>$</td>
</tr>
<tr>
<td><strong>Other features</strong></td>
<td>Recognition stage with digital input bus, I2C controller</td>
<td>CPU, Flash, RAM, Sensor, subsystem (DSP), UARTs, USB</td>
<td></td>
</tr>
</tbody>
</table>

NEUROMEM IP

The NeuroMem IP is available for licensing in multiple formats and under different contractual terms.

- IP for Evaluation on FPGA
- IP for Production On FPGA
- IP for SoC design
## WHY IS NEUROMEM DIFFERENT?

<table>
<thead>
<tr>
<th>Traditional Von Neuman Architecture</th>
<th>NeuroMem Technology</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data is captured and put into a storage device – hard drives, flash memory, DRAM, SRAM, etc. The microprocessor is responsible for accessing and processing the data to determine a course of action.</td>
<td>Data is stored through a learning process ensuring deduplication and novelty detection. Data is recognized within memory in a time independent from the size of the database.</td>
</tr>
</tbody>
</table>

Example of a multicore processor surrounded by DMA and SDRAM controllers

NeuroMem CM1K chip showing 1024 identical neuromorphic memories, all interconnected through a patented architecture

### Serial process
Multi-core processors can operate in parallel, but with sequential access to memory

### Costly high performance and scalability
The larger the data set, the longer the latency. Costs rise significantly with increased data sizes to achieve manageable latencies, especially in programming

### Complex programming
Gains in performance come at increasing costs in programming complexity

### High power consumption
Runs at Ghz, provisions for fans and heat sink are mandatory.

### Content addressability
Memory and processing logic reside in each memory cell. All cells are interconnected and work in parallel.

### Intrinsic high performance and scalability
Deterministic latency regardless of size of data set. Scalability is possible thanks to a low and fixed number of I/Os independent of the number of cells.

### Trainability
The nature of NeuroMem is to adapt or ‘learn by examples. Duplicates are automatically prevented.

### Low power consumption
Thanks to its parallel architecture NeuroMem can deliver GigaOps while running at clock frequencies in the order of Mhz

## Contact Information

General Vision Inc., 1150 Industrial Avenue, #A, Petaluma, CA 94952  
[www.general-vision.com](http://www.general-vision.com), +1 707 765-6150